|
|
80486VESA
FREE COMPUTER TECHNOLOGY, INC.
80486VESA
|
Processor
|
80486SX/80487SX/80486DX/ODP486SX/80486DX2
|
|
Processor Speed
|
20/25/33/40/50(internal)/50/66(internal) MHz
|
|
Chip Set
|
SIS
|
|
Max. Onboard DRAM
|
32MB
|
|
SRAM Cache
|
64/128/256KB
|
|
BIOS
|
AMI
|
|
Dimensions
|
254mm x 218mm
|
|
I/O Options
|
32-bit VESA local bus slot (2)
|
|
NPU Options
|
None
|
|
CONNECTIONS
|
|
Purpose
|
Location
|
Purpose
|
Location
|
|
External battery
|
JP1
|
Speaker
|
JP17
|
|
Reset switch
|
JP14
|
Power LED & keylock
|
JP18
|
|
Turbo switch
|
JP15
|
32-bit VESA card (2)
|
S1 & S2
|
|
Turbo LED
|
JP16
|
|
|
|
USER CONFIGURABLE SETTINGS
|
|
Function
|
Jumper
|
Position
|
| »
|
Monitor type select color
|
JP2
|
Open
|
|
|
Monitor type select monochrome
|
JP2
|
Closed
|
|
DRAM CONFIGURATION
|
|
Size
|
Bank 0
|
Bank 1
|
|
1MB
|
(4) 256K x 9
|
NONE
|
|
2MB
|
(4) 256K x 9
|
(4) 256K x 9
|
|
4MB
|
(4) 1M x 9
|
NONE
|
|
8MB
|
(4) 1M x 9
|
(4) 1M x 9
|
|
16MB
|
(4) 4M x 9
|
NONE
|
|
20MB
|
(4) 1M x 9
|
(4) 4M x 9
|
|
32MB
|
(4) 4M x 9
|
(4) 4M x 9
|
|
CPU SPEED CONFIGURATION
|
|
Speed
|
JP6
|
JP7
|
JP11
|
J19
|
JP20
|
|
20MHz
|
Closed
|
Closed
|
pins 1 & 2
|
Open
|
Open
|
|
25MHz
|
Open
|
Closed
|
pins 1 & 2
|
Open
|
Open
|
|
33MHz
|
Closed
|
Open
|
pins 1 & 2
|
Open
|
Open
|
|
40MHz
|
Closed
|
Closed
|
pins 2 & 3
|
Closed
|
Closed
|
|
50i MHz
|
Open
|
Closed
|
pins 1 & 2
|
Open
|
Open
|
|
50MHz
|
Open
|
Closed
|
pins 2 & 3
|
Closed
|
Closed
|
|
66i MHz
|
Closed
|
Open
|
pins 1 & 2
|
Open
|
Open
|
|
Note:Pins designated should be in the closed postion.
|
|
CPU TYPE CONFIGURATION
|
|
CPU Type
|
JP9
|
JP10
|
JP22
|
JP23
|
|
80486SX PQFP
|
pins 1 & 2, 3 & 4
|
pins 1 & 2
|
Closed
|
Open
|
|
80486DX PQFP
|
pins 1 & 2, 3 & 4
|
pins 1 & 2
|
Closed
|
Open
|
|
80486SX PGA
|
pins 2 & 3
|
Open
|
Open
|
Closed
|
|
80487SX PGA
|
pins 1 & 2 and 3 & 4
|
pins 2 & 3
|
Open
|
Closed
|
|
80486DX PGA
|
pins 1 & 2 and 3 & 4
|
pins 1 & 2
|
Open
|
Closed
|
|
ODP486SX PGA
|
pins 1 & 2 and 3 & 4
|
pins 2 & 3
|
Open
|
Closed
|
|
80486DX2 PGA
|
pins 1 & 2 and 3 & 4
|
pins 1 & 2
|
Open
|
Closed
|
|
Note:Pins designated should be in the closed postion.
|
|
SRAM CONFIGURATION
|
|
Size
|
Cache
|
Location
|
TAG
|
JP12
|
JP13
|
|
64KB
|
(8) 8K x 8
|
Banks 0 & 1
|
(1) 8K x 8
|
Open
|
Open
|
|
128KB
|
(4) 32K x 8
|
Bank 0
|
(1) 8K x 8
|
Closed
|
pins 1 & 2
|
|
256KB
|
(8) 32K x 8
|
Banks 0 & 1
|
(1) 32K x 8
|
Closed
|
pins 2 & 3
|
|
Note:Pins designated should be in the closed position.
|
|