|
TVGA-9000C
UNIDENTIFIED
TVGA-9000C
|
Category
|
Video
|
|
Video Types Supported
|
XVGA
|
|
Video Processor
|
Trident Microsystems, Inc.
|
|
Highest Resolution Supported
|
1024 x 768
|
|
Data Bus Type
|
16-bit ISA
|
|
Memory Type
|
DRAM
|
|
Maximum Onboard Memory
|
512KB
|
|
CONNECTIONS
|
|
Purpose
|
Location
|
|
15-pin analog video port
|
CN1
|
|
ZERO WAIT STATE
|
|
Setting
|
J1
|
J2
|
|
»
First stage enabled/second stage enabled
|
Open
|
Closed
|
|
First stage disabled/second stage enabled
|
Open
|
Open
|
|
First stage enabled/second stage disabled
|
Closed
|
Closed
|
|
First stage disabled/second stage disabled
|
Closed
|
Open
|
|
Note:The locations of jumpers J1 & J2 are not specified in manufacturer’s documentation.
|
|
SCAN RATE
|
|
Setting
|
J7
|
|
»
Standard rate
|
Closed
|
|
48.7KHz
|
Open
|
|
BIOS AUTODETECT
|
|
Setting
|
J8
|
|
»
Enabled
|
Open
|
|
Disabled
|
Closed
|
|
BUS SIZE
|
|
Setting
|
J6
|
J9/Jumpers A-C
|
J10
|
|
»
16-bit ISA slot
|
Open
|
All jumpers open
|
Closed
|
|
8-bit ISA slot
|
Closed
|
All jumpers closed
|
Open
|
|
DRAM CONFIGURATION
|
|
Size
|
J5
|
Bank 0
|
Bank 1
|
|
»
256KB
|
Open
|
(2 256K x 4
|
None
|
|
512KB
|
Closed
|
(2 256K x 4
|
(2 256K x 4
|
|
MISCELLANEOUS TECHNICAL NOTES
|
|
When using 8-bit ISA operation, only the second stage Zero Wait State should be enabled, or both stages disabled.
|
|