## M-993 Region 1 MF Tone Generator

- Generates standard CCITT R1 MF tones
- Digital input control
- Linear (analog) output
- Power output capable of driving standard line
- 14-pin DIP
- Single 5 -Volt supply
- Inexpensive 3.58 MHz time base
- Applications include: telephone systems, test equipment

The Teltone M-993 is a monolithic CMOS integrated circuit designed to generate multifrequency (MF) tone pairs for use in trunk signaling. The tones generated conform to CCITT R1 signal recommendations and to AT\&T MF standards. The M-993 permits design engineers to implement a highly accurate MF sender with a minimum of space, power, and added components. The accuracy of the tone frequencies is assured through use of an easily obtained 3.58 MHz color burst crystal or an external 3.58 MHz clock source.

## R1 MF Tone Generation

MF tones are used to signal between telephone offices and between telephone company central switching equipment and customer equipment.

The M-993 is a highly linear tone generator that produces the tone pairs required for R1 MF signaling. Duration and frequency


Figure 1 Pin Diagram
selection are digitally controlled (see Table 2 for data settings for a particular tone pair output).

A typical control sequence for the M-993 is: (1) set data lines to desired frequency selection, (2) wait for data lines to settle, (3) drive the chip enable ( $\overline{\mathrm{CE}}$ ) low, (4) maintain $\overline{\mathrm{CE}}$ low for desired tone duration (Note: data lines may be changed after data hold time), and (5) return $\overline{\mathrm{CE}}$ to a logic high.

In a bus-oriented system, noise on the data lines may propagate through the device and appear at the output. To safeguard against this, use an external latch to clock the data into the device. In addition, it is good practice to bypass the $\mathrm{V}_{\text {REF }}$ pin to ground with a small capacitor $(\sim 0.01 \mu \mathrm{~F})$ to reduce power supply


Figure 2 Block Diagram
noise. The designer should be aware of device timing requirements and design accordingly. Beware of hardwiring the data input pins for dedicated tone generation. An RC network like that shown in Figure 3 should be used to momentarily reset the device immediately following a power-up to ensure reliable operation.

Table 1 Pin Functions

| Pin | Function |
| :--- | :--- |
| $\overline{\text { CE }}$ | Latches data and enables output (active low in- <br> put). |
| D0 - D3 | Data input pins. (See Table 2.) |
| D4-D5 | Leave open. |
| MUTE | Output indicates that a signal is being generated at <br> OUTDRIVE. |
| OUTDRIVE | Linear buffered tone output. |
| VDD | Most positive power supply input pin. |
| VREF | Internally generated mid-power supply voltage <br> (output). |
| VSS | Most negative power supply input pin. |
| XIN | Crystal oscillator or digital clock input. |
| XOUT | Crystal oscillator output. |

## Ordering Information

M-993 14-pin plastic DIP

Table 2 Data/Tone Selection

| D3 | D2 | D1 | D0 | Frequency (Hz) |  | Use |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{1}$ | $\mathbf{2}$ |  |
| 0 | 0 | 0 | 0 | 1100 | 1700 | Key Pulse (KP) |
| 0 | 0 | 0 | 1 | 700 | 900 | Digit 1 |
| 0 | 0 | 1 | 0 | 700 | 1100 | Digit 2 |
| 0 | 0 | 1 | 1 | 900 | 1100 | Digit 3 |
| 0 | 1 | 0 | 0 | 700 | 1300 | Digit 4 |
| 0 | 1 | 0 | 1 | 900 | 1300 | Digit 5 |
| 0 | 1 | 1 | 0 | 1100 | 1300 | Digit 6 |
| 0 | 1 | 1 | 1 | 700 | 1500 | Digit 7 |
| 1 | 0 | 0 | 0 | 900 | 1500 | Digit 8 |
| 1 | 0 | 0 | 1 | 1100 | 1500 | Digit 9 |
| 1 | 0 | 1 | 0 | 1300 | 1500 | Digit 0 |
| 1 | 0 | 1 | 1 | 1500 | 1700 | ST |
| 1 | 1 | 0 | 0 | 900 | 1700 | ST1 |
| 1 | 1 | 0 | 1 | 1300 | 1700 | ST2 |
| 1 | 1 | 1 | 0 | 700 | 1700 | ST3 |

Table 3 Absolute Maximum Ratings (Note 1)

| Storage Temperature | -55 to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operating Ambient Temperature | -25 to $70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{DD}}$ | 7.0 V |
| Any Input Voltage | $\mathrm{V}_{\mathrm{SS}}-0.6$ to $\mathrm{V}_{\mathrm{DD}}+0.6 \mathrm{~V}$ |
| Note |  |
| 1. Exceeding these ratings may permanently damage the $\mathrm{M}-993$. |  |

Figure 3 Power-On Reset Circuit


Figure 4 Timing Diagram

Table 4 Specification

| Parameter |  | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply and Reference | $V_{D D}$ | 4.75 | - | 5.25 | V | 1 |
|  | Current Drain, IDD | - | 2.0/4.0 | - | mA | 8 |
|  | V ${ }_{\text {REF }}$ PIN: |  |  |  |  |  |
|  | Voltage | $48 \%$ of $V_{D D}$ | - | $52 \%$ of $V_{D D}$ | \% |  |
|  | Internal Resistance from $\mathrm{V}_{\text {REF }}$ to $\mathrm{V}_{\mathrm{DD}}$, $\mathrm{V}_{\text {SS }}$ | 3.25 | - | 6.75 | k $\Omega$ |  |
| Oscillator | Frequency Deviation | -0.01 | - | +0.01 | \% | 7 |
|  | External CLock: (X OUT $^{\text {open }}$ ) |  |  |  |  |  |
|  | $\mathrm{V}_{\text {IL }}$ | 0 | - | 0.2 | V |  |
|  | $\mathrm{V}_{\mathrm{IH}}$ | VDD 0.2 | - | $V_{D D}$ | V |  |
|  | Duty Cycle | 40 | - | 60 | \% |  |
|  | X ${ }_{\text {IN }}$, X OUt Loading: |  |  |  |  |  |
|  | Capacitance | - | - | 10 | pF | 9 |
|  | Resistance | 20 | - | - | $\mathrm{M} \Omega$ |  |
| Tone Output | Frequency Deviation | -1.5 | - | 1.5 | \% |  |
|  | Level | 110 | - | 180 | mV | 2 |
|  | Distorting Components | -35 | - | - | dB | 2, 3 |
|  | Idle | - | - | -60 | dBm | 4 |
|  | OUTDRIVE Envelope Rise Time | - | - | 4 | ms | 5 |
| Control | DX, $\overline{\mathrm{CE}}$ Pins: |  |  |  |  |  |
|  | $\mathrm{V}_{\text {IL }}$ | - | - | 0.5 | V | 6 |
|  | $\mathrm{V}_{\mathrm{IH}}$ | 2.5 | - | - | V |  |
|  | Mute Pins: |  |  |  |  |  |
|  | VOL (ISINK $=-100 \mu \mathrm{~A}$ ) | - | - | 1.5 | V |  |
|  | VOH (ISOURCE $=100 \mu \mathrm{~A}$ ) | VDD- 1.5 | - | - | V |  |
| Timing | Data Setup (tms) | 200 | - | - | ns | 10 |
|  | Data Hold (tDH) | 10 | - | - | ns |  |
|  | Chip Enable Fall (tpl) | - | - | 90 | ns |  |
|  | Tone On Delay (too) | 5 | - | - | ms |  |
|  | Tone Off Delay (tid) | 5 | - | - | ms |  |
|  | Mute Delay from Outdrive ( $\mathrm{t}_{\text {MO }}$ ) | - | - | 200 | ns |  |
| Notes: <br> 1. All DC voltages are referenced to $\mathrm{V}_{\mathrm{SS}}$. <br> 2. Vrms per tone, $540 \Omega$ load. <br> 3. Any one frequency relative to the lowest level output tone ( $\mathrm{f}<4000 \mathrm{~Hz}$ ). <br> 4. $0 \mathrm{dBm}=0.775 \mathrm{Vrms}$. |  | 5. To $90 \%$ maximum amplitude. <br> 6. For all supply voltages in the operating range. <br> 7. At XOUT pin as compared to 3.579545 MHz . <br> 8. OUTDRIVE with load $>5 \mathrm{~K} \Omega /$ OUTDRIVE with $540 \Omega$ load. <br> 9. Crystal oscillator active. <br> 10. Measured $90 \%$ to $10 \%$. |  |  |  |  |



Figure 5 Expanded Timing Diagram

Drawing not to scale.
Does not reflect actual part marking.

## 14-Pin DIP



| Tolerances |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Inches |  | Metric (mm) |  |
|  | Min | Max | Min | Max |
| A |  | .210 |  | 5.33 |
| A1 | .015 |  | .38 |  |
| b | .014 | .022 | .36 | .56 |
| b2 | .045 | .070 | 1.1 | 1.8 |
| C | .008 | .014 | .20 | .36 |
| D | .735 | .775 | 18.7 | 19.7 |
| E | .300 | .325 | 7.6 | 8.3 |
| E1 | .240 | .280 | 6.1 | 7.1 |
| e | .100 BSC | 2.54 BSC |  |  |
| ec | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| L | .115 | .150 | 2.9 | 4.1 |



Figure 6 Package Dimensions


Figure 7 Typical Application

